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[571 ABSTRACT 
A concatenated coding system consisting of a (255,223) 
Reed-Solomon outer code and a convolutional inner 
code is provided with either a block of preinterleaved 
frames or an interleaver of frames in a block of data 
symbols to be coded in the outer decoder. By interleav- 
ing, errors are constrained to occur in only one symbol 
in a frame, which can be corrected by the Reed-Solo- 
mon outer decoder. After transmission and inner decod- 
ing, the data symbols are deinterleaved for outer decod- 
ing. Instead of preinterleaving at the source, or inter- 
leaving before inner encoding, the frames of data sym- 
bols may be interleaved at the receiver after inner de- 
coding and then combined with the inner decoded 
check symbols for outer decoding. The outer encoder is 
a bit-serial Reed-Solomon encoder with programmable 
interleaving, and the inner decoder is a Viterbi decoder. 
4 Claims, 6 Drawing Sheets 
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tion of the encoder on a single medium density VLSI 
Fortunately E. R. Berlekamp, “Bit-Serial Reed-Solo- 
mon Encoders,” IEEE Trans. Inform. Theory, Vol. 
5 IT-28, No. 6, pp. 869-874, November 1982, describes a 
serial algorithm for finite field multiplication Over a 
binary field. Berlekamp’s algorithm requires only shift- 
ing and exclusive-OR operation. See also U.S. Pat. NO. 
4,410,989 titled “Bit Serial Encoder” to Berlekamp. 
Recently, it has been known that this multiplication 
algorithm makes possible the design of a workable 
The invention relates to a concatenated Reed- VLSI architecture and that a new dual-basis (255, 223) 
SOlOmOn/COnVOlUtiOna1 encoding System Consisting Of RS encoder can be realized readily on a single VLSI 
a Reed-Solomon Outer code and a COnVOhtiOnd h e r  l5 chip with NMOS technology. See 1. s. Hsu, 1. s. Reed, 
code for downlink telemetry in space missions, and T. K. Truong, K. Wang, C. S. Yeh and L. J. Deutsch, 
more particularly to a Reed-Solomon encoder with an “The VLSI Implementation of a Reed-Solomon 
interleaving capability of the information symbols and coder using Berlekamp’s Bit-Serial Multiplier ~ 1 ~ ~ -  
code correcting symbols in such a concatenated encod- 2o rithm,99 IEEE T ~ ~ ~ ~ .  on computers, vel. C-33, N ~ .  10,
October 1984. This technical paper is also incorporated ing system. 
In a concatenated coding system, inner decoder er- 
rors may occur in bursts, which are occasionally as long 
A 25 as several constraint lengths. The outer RS decoder 
remains undisturbed by errors which occur within a 
VLSI SINGLE-CHIP (255,223) REED-SOLOMON chip. 
ENCODER WITH INTERLEAVER 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain 
title. 
TECHNICAL FIELD 
lo Both references are incorporated herein by reference. 
BACKGROUND ART herein by reference. 
In the field of space communications, a convolutional 
code has been used by NASA’s Voyager project for 
greater reliability in transmission of 
Reed-solomon (RS) code has also been used as a cyclic 
symbol error correcting code. And finally, a concate- 
nated Reed-Solomon/convolutional encoding system 
given %bit symbol (about one constraint length of the 
convolutional inner code). However, performance of 
has been adopted by the European Space Agency, Na- the RS decoder is degraded by longer burst errors, i.e., 
tional Aeronautics and Space Administration, and the 30 errors occurring among successive symbols, as may 
Jet Propulsion Laboratory for the deep-space down- occur in the operation of the inner decoder. As a conse- 
l i d .  The performance of such a concatenated code quence, interleaving the RS outer code is required for 
scheme has been investigated by R. L. Miller, L. J. best performance, i.e., for preventing or minimizing 
Deutsch and S. A. Butman, “On the Error Statistics of correlated errors among successive symbols in the 
Viterbi Decoding and the Performance of Concate- 35 Viterbi inner decoder, as has been studied and reported 
nated Codes,” Jet Propulsion Laboratory, Pasadena, by Joseph P. Odenwalder in a Final Report distributed 
Calif., Sept. 1, 1981. It is shown that this concatenated by Linkabit Corporation of San Diego, Calif., under a 
channel provides a coding gain of almost 2 dB over a contract for Jet Propulsion Laboratory dated Dec. 1, 
channel using only the convolutional code at a decoded 1974, titled ‘‘Concatenated Reed-Solomon/Viterbi 
bit error rate of 10-5. 40 Channel Coding for Advanced Planetary Missions: 
One of the benefits of concatenated coding, and one Analysis, Simulations and Tests.” 
of the main motivations for its adoption as a standard The concatenated coding system block diagram con- 
system, is that it provides for nearly error free commu- sidered in that report included a symbol interleaving 
nication links at fairly low signal power levels. This buffer in the transmitter and a symbol deinterleving 
means that source data compression techniques can be 45 buffer at the receiver generalized by FIG. in this 
substantial change in overall error rate. Data compres- original sequence of symbols in an RS codeword or sion algorithms, while promising to remove substantial frame in a block of frames by reordering the sequence to 
include in the block the first symbol of every frame in information redundancy are very sensitive to transmis- sion errors. Study of a system using concatenated cod- 50 the block followed by the second, third, etc., until all ing with data compression can be found in R. F. Rice, symbols of the block have been included. Deinterleav- “End-to-End Image Information Rate Advantages of 
to increase throughput without a application. Interleaving is defined as dispersing the 
Various Alternatiie Communication Systems,” Publi- 
cation 82-6 1, Jet Propulsion Laboratory, Pasadena, 
Calif., Sept. 1, 1982. 
A Reed-Solomon code is basically a polynomial code 
first presented in a paper by Irving S. Reed, et al., 
“Polynomial Codes Over Certain Finite Field,” J. SOC. 
Industr. Appl. Math, Vol. 8, No. 2, pp. 300-304, June, 
1960. For encoding, it is implemented by a circuit 
which performs polynomial division in a finite field. See 
U.S. Pat. No. 4,162,480 to Elwyn R. Berlekamp titled 
“Galois Field Computer.” The major problem in de- 
signing a small encoder is the large quantity of hard- 
ware that is necessary. A conventional encoder for the 
(255, 223) RS code requires 32 finite field multipliers 
usually implemented as full parallel or table look-up 
multipliers. The use of either prohibits the implementa- 
ing is simply the inverse process. However, the process 
of interleaving would require too many components to 
55  be feasible for implementation on a single VLSI chip 
where that is required, that is in a system for communi- 
cation from a spacecraft or a compact disk recorder, 
both of which may have a need for small size and/or 
weight, and high throughput which cannot tolerate the 
60 delays introduced by long leads interconnecting many 
chips. 
STATEMENT OF THE INVENTION 
Accordingly, it is an object of the invention to pro- 
65 vide an architecture for a Reed-Solomon encoder with 
interleaving for a concatenated Reed-Solomon/convo- 
lutional encoding system that minimizes the compo- 
nents required. 
4,907,23 3 
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A further object is to provide an interleaving RS 
encoder with a programmable depth of interleaving. 
These and other advantages are achieved in accor- 
dance with the present invention in a concatenated 
Reed-Solomon/convolutional encoding system by 
preinterleaving information symbols received from a 
data source grouped into frames of, for example, 223 
data symbols, and generating 32 check symbols in a 
Reed-Solomon encoder, or alternatively interleaving 
frames of information symbols to match the interleaving 
of the check symbols generated, either before encoding 
with a convolutional inner code prior to transmission 
through a channel, or after using a Viterbi decoder on 
the convolutional inner code at the receiver. In any of 
the alternatives, after convolutional inner code encod- 
ing, the concatenated Reed-Solomon/convolutional 
encoded information symbols are transmitted. 
Interleaving of information symbols and of check 
symbols is achieved by entering N associated groups of 
each, such as N frames of 223 information symbols each 
and of 32 associated check symbols, in two sets of N 
registers in a column, one set for the information sym- 
bols, and the other set for the associated check symbols, 
and then reading out vertically for transmission of the 
first symbol of information in every register of the first 
set and second set, then the second symbol in every 
register, etc., until all of the symbols have been inter- 
leaved and transmitted. The process of convolutional 
inner code encoding of the interleaved symbols is then 
followed for transmission to a receiver in the usual 
manner. Instead of interleaving the information symbols 
at the transmitter, it is preferred to preinterleave the 
information symbols at the data source, or to interleave 
only the check symbols at the transmitter and interleave 
the data symbols after the Viterbi inner decoder at the 
receiver, to match the interleaving of the check sym- 
bols. These two preferred alternatives have the advan- 
tage of requiring the minimum that need be included in 
a VLSI chip at the transmitter. In any case, the RS 
outer code encoded symbols must then be deinterleaved 
at the receiver for decoding. In the case of interleaving 
at the receiver, the process of interleaving is inverted to 
deinterleave after RS outer code decoding. The re- 
ceiver will normally be on the ground where space and 
weight is not a factor to be considered so that it is feasi- 
ble to have both interleaving and deinterleaving at the 
receiver. 
The novel features that are considered characteristic 
of this invention are set forth with particularlity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates in a general block diagram the prior 
art of the present invention. 
FIG. 2 illustrates a block diagram of a (255, 223) RS 
encoder having a remainder and an interleaver unit for 
a Reed-Solomon encoder embodying the present inven- 
4 
information symbols as shown and an interleaver for 
parity check symbols implemented in the same manner 
as shown in FIG. 3 for the embodiment of FIG. 2, and 
a deinterleaver for information and check symbols that 
5 is the inverse of the interleaver for information symbols. 
FIG. 6 illustrates yet another alternative embodiment 
of the present invention which sifts the burden of data 
interleaving and deinterleaving to the receiver. 
DETAILED DESCRIPTION OF THE 
INVENTION 
A prior art block diagram of a concatenated coding 
system with interleaving is shown in FIG. 1 as having at 
the transmitter a Reed-Solomon outer code encoder 10, 
15 interleaver 11, and a convolutional inner code encoder 
12, and at the receiver an inner code decoder 13, dein- 
terleaver 14 and Reed-Solomon outer code decoder 15. 
The inner code decoder 13 at the receiver constitutes a 
Viterbi (maximum likelihood) decoder. The RS outer 
20 code encoder 10 and decoder 15 use a high rate block 
10 
25 
3 0  
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tion of interleaving parity check symbols generated for 60 
block information symbols. 
FIG. 3 illustrates a block diagram of the remainder 
and interleaver unit of FIG. 2. 
FIG. 4 is a timing diagram for control signals used in 
the synchronous bit-serial multiplication algorithm of 65 
the RS encoder shown in FIG. 2. 
FIG. 5 illustrates in a block diagram the organization 
of an alternative embodiment having an interleaver for 
code. It is demonstrated by Miller, et al., s;pra, that this 
concatenated channel provides more than 2 dB of cod- 
ing gain over the convolutional-only channel. How- 
ever, the performance of the recommended Reed-Solo- 
mon coding scheme in the concatenated coding system 
can only be achieved when the bursts of errors appear- 
ing at the output of the Viterbi inner code decoder 13 
are dispersed in such a manner that the RS symbols at 
the input of the outer decoder 15 are randomized suffi- 
ciently. 
Before describing the first embodiment of this inven- 
tion, the process of interleaving will be described with 
reference to the following table. 
SEQUENTIAL 
FRAME 
STORE 
Registers For 
Information Registers For 
Symbols Check Symbols 
+ Frame # 1  A 1, 2 , .  . . ,223 A 1, . . . ,32 
B 1,. . . ,32 Frame #2 B 1, 2 , .  . . ,223 
Frame #5 E 1 , .  . . ,223 E 1,. . . ,32 
-+ READ 
INTER- 1 . . .  1 1 . . .  1 
LEAVED 
The frames of symbols (five in this example) are 
grouped together forming one block. The scheme of 
interleaving five frames in a block of symbols from the 
RS outer code encoder 10 is referred to as interleaving 
to a depth of five frames. Assuming the numbers used in 
the table above represent a block of five frames of 223 
information symbols plus 32 parity check symbols per 
frame, and the letters represent the association of the 
registers for the two sets of 223 and 32 associated sym- 
bols, it is evident that as information symbols are re- 
ceived, the parity check symbols generated are also 
stored in the same sequence of registers corresponding 
to the data registers. The process of interleaving and 
deinterleving follows in a coordinated manner using 
two blocks of registers, one for the information symbols 
processed to generate parity check symbols, and one for 
the check symbols generated. Once the information 
symbols are received sequentially, frame by frame, for 
example 5 frames, and stored in shift registers, and 
check symbols are generated frame by frame and stored 
in the second set of shift registers, they may be read out 
4,907,233 
5 6 
sequentially across (vertically) as shown in the above 
table. corrected; 
Thus, as the information to be transmitted is received 
from a data source, the RS outer code encoder 10 pro- 
cesses the input data and outputs the RS code frames 5 
containing 255 symbols (223 information symbols and 
32 check symbols). Each code frame of 255 symbols 
may be preinterleaved, or interleaved by storing in 
separate sets or banks of registers, two registers for each 
depth of interleaving, here shown as five, one set of 10 
registers for the information symbols, and the other set 
of register for the generated code symbols. The five 
code frames of 255 symbols form a block. Once the b+2t-l  2t (1) 
block of code words are stored, they are read out seri- 
ally by column Al,  B1, . . . , El; A2, B2, . . . , E2; A3, 15 
B3, . . . , E3; etc., until all five code frames have been where b is a nonnegative integer, often chosen to be 1, 
transmitted to the inner code encoder 12. That consti- and is a primitive element in GF(2m). In order to 
tutes a block of interleaved RS coded data transmitted. reduce the comp~exity of the encoder, it is desirable to 
source, the interleaver 11 simply generates the check 20 g(x)=x-d-lg(l/x). To accomplish this b be 
symbols for the interleaved data in an interleaved form, chosen to satisfy 2b + d - = 2m - 1. Thus, for the 
as will be described for the preferred embodiment with (255,223) RS code, b= 12. 
reference to FIG. 2. Let I(x)=~2~~2t+c2~+1~2t+1+ . . . +ca-lx*-l and 
As a result of this interleaving, a burst error event of p(x)=co+clx+ , . , +c2t- 1X2t--l be the information 
the Viterbi decoder 13 will tend to affect only one sym- 25 polynomial and the check polynomial, respectively. 
and the number of rows in each interleaving array of 
registers. This number of rows has been defined as the 
preferred embodiment described below with reference 30 
to FIG. 3, the interleaving depth is Programmable to be 
from 2 to 5.  
Berlekamp’s bit-serial multiplication algorithm for a 
(255,223) RS encoder over G F  (28) is presented by Hsu, 
et al., supra. A block diagram of the (255, 223) RS en- 35 
(3) 
grammable interleaving depth shown in FIG. 3. The 
circuit of FIG. 2 is divided into five units: control unit If one lets P(x)= -y(x), then q(x)g(x)=I(x)-y(x- 
21, quotient unit 22, product unit 23, input/output (I/O) )=I(x)+P(x)=C(x). Hence, C(x) is given by Equation 
unit 24, and a remainder and interleaver unit 25, which 40 (2) where P(x) = - r(x). 
contains storage for the remainder out of the product Thus, the RS encoder of FIG. 2 performs the above 
unit 23 for interleaved parity check symbols. The use of division process to obtain the check polynomial P(x), 
the remainder storage alone is explained in detail in Hsu, where FIG. 3 illustrates a block diagram of the inter- 
et al., for the special case of an interleaving depth of leaver for the check symbols with the programmable 
one; what is new in this embodiment is the feature of 45 depth of interleaving assumed to be set to one, and FIG. 
t=maximum number of error symbols that can be 
d=2t+ 1 =design distance; 
2t =number of check symbols; 
k=n-2t=number of information symbols. 
In the example of the present invention, m=8, n=255, 
t=16, d=33, 2t=32, and k=223. This is the (255,233) 
RS code. This particular code is capable of correcting a 
maximum of 16 symbol errors or 32 erasures. 
The generator polynomial of an RS code is defined 
by 
g(x) = z (x - fl = ,z g,xi 
j= b 1=0 
In the case Of having Preinterleaved data from the make the coefficients of g(x) symmetric so that 
bol Of each frame depending On the length Of the burst Then the encoded RS code polynomial is represented 
by 
interleaving depth, shown as five in the table, but in the a x )  = I(x)  + f i x )  (2) 
To be an RS code C(x) must be also a multiple of g(x). 
That is, C(x)=q(x)g(x). The encoding process is to find 
P(x) from I(x) and g(x). This is achieved by the division 
algorithm. Dividing I(x) by g(x) yields 
coder of that paper is shown in FIG. 2 with the pro- = q(x)g(x) + 4 4  
providing the remainder storage in the remainder and 
interleaver unit 25 differs from that in the paper by Hsu, 
et al., in that an interleaving function is included. Conse- 
quently, the unit 25 is called the “remainder and inter- 
leaver unit.” 
Before describing the remainder and interleaver unit 
15 shown in FIG. 3, the architecture designed to realize 
a (255, 223) RS encoder using Berlekamp’s multiplier 
algorithm will first be described with reference to FIG. 
2, assuming that the depth of interleaving is one, Le., 
assuming no interleaving. This description is taken from 
the paper by Hsu, et al., supra, at pp. 908, 909. 
An RS code is a block sequence of Galois field sym- 
bols. Each symbol is a field element in GF(2m) where 
GF(2m) denotes the finite field of 2m binary symbols. 
This sequence of symbols can be considered to be the 
coefficients of a polynomial. The code polynomial C(x) 
of such a code is C(X)=CO+CIX+ . . . +cn-1xn-l 
where cieGF(2m). 
The parameters of an RS code are summarized as 
follows: 
m=number of bits per symbol; 
n=2m- 1 =the length of a codeword in symbols; 
4 illustrates in a timing diagram the required control 
signals. In FIG. 2, R for OSiS2t-2 and Q are m-bit 
registers. Initially, all registers are set to zero, and a 
control signal SL applied to gates G2 and G4 establish a 
The information symbols ~ ~ - 1 ,  . . . , czt are fed into 
the quotient unit (division circuit) 22 of the encoder and 
also transmitted by the I/O unit from the encoder one 
under this first condition A by one. The quotient coeffi- 
55 cients are generated and loaded into the Q register se- 
quentially. The remainder coefficients are computed 
successively. Immediately after czt is fed to the circuit, 
the control signal SL is set to turn off gates G2 and G4 
and turn on gates G3 and for a second condition B. 
60 At the very same moment c2t- 1 is computed and trans- 
mitted. Simultaneously, cj is computed and loaded into 
register R for OSiS2t-2. Next, c2t-2, . . . , co are 
transmitted from the encoder one by one. c2t-2,. . . , CO 
retain their values because the content of Q is set to zero 
65 when the upper gate G4 is turned off to turn on gate Gg 
in the second condition B. 
The complexity of the design of an RS encoder re- 
sults from the computation of the products zg; for 
50 first condition A. 
4,907,23 3 
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OSiS2t- 1. These computations can be performed in 
several ways, but none of them is suited to the pipeline 
processing structures usually seen in VLSI design. For- 
tunately, Berlekamp has disclosed a bit-serial multiplier 
algorithm that has the features needed to solve this 5 
problem. See his paper “Bit-serial Reed-Solomon en- This corollary provides a theoretical basis for the new 
coders,” IEEE Trans. Inform. Theory, Vol. IT-28, No. RS encoder algorithm. 
6, pp. 869-874, November 1982, cited above. In this For a more complete description of the Berlekamp 
invention, Berlekamp’s method is applied to the design bit-serial multiplier, refer to Berlekamp’s Paper, supra. 
of a (255,223) RS encoder with interleaving which can lo The paper of Hsu, et al., supra, uses a simple example to 
be implemented on a single VLSI chip. illustrate the operation of Berlekamp’s bit-serial multi- 
In order to understand Berlekamp’s multiplier algo- Plier algorithm. Both Papers are incorporated herein by 
rithm, Some mathematical preliminaries are needed. reference. The architecture of FIG. 2 is designed to 
Toward this end, the mathematical concepts of the implement a (255, 223) RS encoder using BerlekamP’S 
trace and a comp~ementary (or dual) basis are intra- l5 multiplier algorithm, which can be quite readily real- 
ized on a single NMOS VLSI chip. duced. 
Definition 1: fie trace of an element p belonging to The main function of the encoder with a remainder 
GF(pm), the ~ ~ l ~ i ~  field of pm elements, is defined as and interleaver unit 15 will not be described. CLK is a 
clock signal, which in general is a periodic square wave. follows: 
2o The information symbols are fed into the chip from the 
data-in pin DIN, bit by bit, and in interleaved sequence 
Ai, B1. . . El; A2, B2, . . . E2; A223, B223, . . . E223. Simi- 
larly, the encoded check symbols out transmitted out 
25 from the data-out pin DOUT in interleaved sequence 
Ai, B1, . . . El; A2, B2, . . . E2; A32, B32, . . . E32. The 
control signal load mode (LM) is set to logic 1 while the 
information symbols are loaded bit by bit. Otherwise, 
LM is set to 0. 
T d z a s  = Tr ( mg ZI(hlpk)  = zk Q.E.D. i=O 
Trip) = p k  k=O 
In particular, for p=2, 
Trip) my1 PZk 
k=O 
3o The input data and LM signals are synchronized by 
the CLK signal. while the oDerations of the circuit and The trace has the following properties: 
(1) [Tr@)P=P+p+ . . . +@mL1=Tr(p) where& 
GF(pm). This implies that Tr(P) E GF(p), Le., the 
trace is in the ground field GF(p); 
(2) Tr@+y)=Tr(P)+Tr(y), where P, Y E  GF(pm); 35 
(3) Tr(c@=cTr@) where c E GF(p); 
(4) Tr(l)=m(mod p). 
Definition 2: A basis {p j }  in GF(pm) is a set of m 
Definition 3: Two bases {p j }  and {Ak} are said to be 40 
linearly independent elements of GF(pm). 
complementary or the dual of one another if 
The basis {p j }  is called the original basis, and the basis 
{hk} is called the dual basis. 
degree m in GF(pm), then {ak} for OSkSm-1 is a 
basis of GF(pm). The basis {ak} for OSkSm-1 is 
called the normal or natural basis of GF(pm). 
Theorem 1: Every basis of a Galois field over GF(2) 
Corrolary 1: Suppose the bases {p j }  and {hk} are 
complementary. Then a field element z can be ex- 
pressed in the dual basis {hk} by the expansion 
Lemma: If a is a root of an irreducible polynomial of 50 
has a complementary basis. 55 
60 
(6) 
where Zk=Tr(Zpk) is the kth coefficient of the dual 
basis. 65 
Proof: Let z=zoh~+zlhl+ . . . +zm-1hm-1. Multi- 
ply both sides by akand take the trace. Then by Defini- 
tion 3 and the properties of the trace 
output datasignal are synchrLnized by two nonoverlap- 
ping clock signals 41 and 4 2  generated in a control unit 
21. The timing diagram of DIN, LM, CLK, 41, 42, 
START, and DOUT signals are shown in FIG. 4. The 
delay of DOUT with respect to DIN is due to the input 
and output flip-flops, FI and Fo. The circuit in FIG. 2 is 
divided into four units besides the control unit 21. 
Each unit is discussed in the following: 
(1) Quotient Unit: In the quotient unit 22 Q is a 7-bit 
shift register with reset. R represents an 8-bit buffer 
register with feedback Tfand parallel load. The parallel 
load operation of R is controlled by a load control sig- 
nal LD. Registers R and Q store the currently operating 
coefficient and the next coefficient of the quotient poly- 
nomial, respectively. zifor OSiS7  are loaded into regis- 
ter R every eight clock cycles. Immediately after all 223 
information symbols have been fed into the circuit, a 
control signal SL changes to logic 0. Thenceforth, the 
contents of the registers Q and R are set to zero so that 
the check symbols generated in the product unit 23 in 
cooperation with the remainder unit 25 sustain their 
values in the remainder unit which also provides the 
important interleaving function. 
(2) Product Unit: The product unit 23 is used to com- 
pute TJ T31, . . . , To. This circuit is realized by a pro- 
grammable logic array (PLA) circuit. Since To=T31, 
Ti=T3o, . . . , T15=T17, only TJ T31, . . . , T17 and T16 
are actually implemented in a standard PLA circuit. To, 
. . . , TI5 are connected directly to T31, . . . , Tl7, respec- 
tively. A standard PLA circuit has the advantage over 
other circuits of being easy to reconfigure. 
(3) Remainder Unit: The remainder unit 25 without 
interleaving is used to store the coefficients of the re- 
mainder during the division process. In FIG. 3, Si for 
OSiS31 are 8-bit shift registers with reset. Addition in 
the circuit is a modulo 2 addition or the EXCLUSIVE 
OR operation. While C32 is being fed to the circuit c31 is 
9 
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being computed and transmitted sequentially from the 
circuit. Simultaneously, ci is computed and then loaded 
into Sior OSiS31. Then ~31 , .  . . , coare transmitted out 
of the encoder bit by bit. For interleaving, a shift regis- 
ter S31 is added, and N similar shift registers are in- 
cluded in a column, where N is a number specifying the 
depth of interleaving. N=5 is this exemplary embodi- 
ment of the invention. 
(4) I/O Unit: The I/O unit 24 handles the input/out- 
put operations. In FIG. 2, both Fo and F1 are flip-flops. 
A gate (pass) transistor G1 controlled by $1 is inserted 
before flip-flop F1 for the purpose of synchronization. A 
gate transistor G2 passes the data into an output terminal 
DOUT. The flip-flop Fo is inserted before the output 
terminal for synchronization. Control signal SL selects 
whether a bit of an information symbol or a check sym- 
bol from the remainder and interleaver unit 25 is to be 
transmitted. 
( 5 )  Control Unit: The control unit 21 in FIG. 2 gener- 
ates the necessary control signals. This unit is further 
divided into three parts. The first part of the control 
unit is used to generate two overlapping clock signals 
$1 and $2 from CLK. The second part is used to gener- 
ate control signals START and SL. The third part is a 
divide-by-8 binary counter. This counter generates the 
LD signal to load z l s  into the buffer register R. The 
START signal resets all registers and the binary 
counter before the encoding process begins for a frame 
of information symbols. 
The circuit accepts one bit of an information symbol, 
transmits one bit of the encoded code, and performs one 
step of Berlekamp’s algorithm in one time unit. Immedi- 
ately, after all of the information symbols are received 
by the encoder for a frame, the check symbols are avail- 
able in the remainder unit. After transmitting the check 
symbols, the encoder is ready to process the next frame. 
In this invention, the check symbols just generated are 
shifted down one register position. When all five regis- 
ters have been filled for an interleaving depth of 5 ,  the 
check symbols are transmitted in sequence, one column 
of registers at a time, thus achieving the desired inter- 
leaving. 
Since a frame of data contains 255 symbols, the com- 
putation of a complete encoded frame requires 255 
“symbol cycles.” A symbol cycle is the time interval 
needed to execute a complete cycle of Berlekamp’s 
algorithm. Since a symbol has 8 bits, a symbol cycle 
contains 8-bit cycles. Here a bit cycle is defined to be 
the time interval needed to execute one step of Ber- 
lekamp’s algorithm. In this design, a bit cycle requires 
one period of the clock cycle. 
Having described the architecture of a (255,223) RS 
encoder using the Berlekamp serial multiplier algorithm 
with reference to FIG. 2, assuming only shift registers 
So through S30 for operation without interleaving (a 
shift register S31 not being necessary), its operation with 
shift registers Sij will now be described with a shift 
register S31 employed in the shift register j = 1 as well as 
j=2, 3, 4, and 5 .  
A block diagram of the remainder and interleaver 
unit of the present invention shown in FIG. 3 is used to 
store the coefficients of the remainder during the divi- 
sion process of up to five successive frames and perform 
the interleaving operation of the check symbols 1-32. 
The blocks labeled Sij for OSiS31, l S j S 5  are 8-bit 
shift registers. The addition used in the circuit during 
the remainder calculations for each frame is a modulo 2 
addition or Exclusive-OR operation. 
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‘‘Turn’’ and “No-turn” control signals from an exter- 
nal source, such as manual switches, are used to pro- 
gram the interleaving depth. The “No-turn” signals are 
the logical complement of the corresponding “Turn” 
signals. For example, if ‘‘Turn 2” equals 1 and all other 
“Turn” signals equal 0, then obviously the signal “No- 
tum 2” will equal 0 and all other “No-turn’’ signals will 
equal 1. These states of control signals will turn off 
transistors T2, T3, Tg, Ts, T g  and turn on all other tran- 
sistors in the corresponding positions in FIG. 3 on. Also 
transistors Ti, T4, T5, T7, Tlo, Til, Ti2 will be turned 
off. Since transistor Ti is off, the registers Si,l can only 
shift down to Si,2. Then since transistor T3 is on because 
Turn 2 equals 1, the output of S1,2 is shifted with Si,lvia 
modulo 2 adders Ii. Thus, data can be transferred from 
registers Si,l’s to S~J’S for 06 i631 .  
The outputs of registers Si,2’s for OSiS30, are sent to 
the inputs of modulo 2 adders by conductors L/s for 
lS i631 .  Since transistor T4 and all transistors in its 
corresponding position in FIG. 3 are off, outputs of 
SQ’S cannot be sent to Si,3’s for OdiS31, which means 
only a depth of 2 interleaving operations is allowed in 
this manner. The depths of 3, 4 or 5 interleaving can be 
carried out similarly. 
The interleaved information symbols are fed into the 
interleaver shown in FIG. 2 serially through the data-in 
pin, DIN. Similarly, the encoded frame of interleaved 
information symbols followed by interleaved check 
symbols are transmitted out of the interleaver 25 se- 
quentially from the data-out pin, DOUT. The control 
signal SL is set to logic 1 when the information symbols 
are loaded into the chip. After this, SL is set to logic 0. 
The control signal “START” resets a 3-bit word 
counter in the chip before the encoding process begins. 
The “Turn” signals are used to program the interleav- 
ing depth. For the interleaving depth of 5, the partial 
remainders for each interleaved symbol is introduced at 
the first level register, as the information symbols Ai, Bit 
Cj, Di and Eiare processed, the partial remainders circu- 
late in the registers until A223, B223, C223, D223 and E223 
have been processed. At th2t point, the five correspond- 
ing final remainders (check symbols) are stored in the 
five respective levels of the remainder and interleaving 
unit 25 shown in FIG. 3. Those buffer registers are then 
read out in sequence by column to interleave the check 
symbols. In that manner, the interleaved check symbols 
are associated with the information symbols so they 
may be deinterleaved at the receiver after the Viterbi 
inner decoder. 
From the foregoing, it is evident that,the main func- 
tion of the remainder and interleaver unit 25 of FIG. 2 
is initially to compute the 32 check symbols for each 
five successive frames of 223 symbosl each, and to store 
the check symbols in successive ones of the five regis- 
ters in the remainder and interleaver unit 25 shown in 
FIG. 3. As the five encoded frames are processed in the 
RS (255,223) encoder, symbol by symbol of interleaved 
information symbols, the circuit shown in FIG. 3, the 
check symbols are stored in rows of registers. When the 
check symbols are transmitted, they are interleaved by 
the way they are transmitted serially, column by col- 
umn of registers in sequence instead of from rows of 
registers. At the receiver, they are then received and 
stored in sequence in registers organized for deinter- 
leaving. Thus, it is clear that the 223 information sym- 
bols of the frames must also be interleaved at the trans- 
mitter. Once the 223 symbols of each frame are trans- 
mitted in interleaved form, namely AI, BI, C1, D1, El; 
4,907,23 3 
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A2, B2, C2, D2, E2; . . . A223, B2.23, (2223, D223, E223, the Since an interleaver organized as just described with 
interleaved check symbols follow for a block of five reference to FIG. 5 would require considerable space 
frames. on a VLSI chip, it would be preferable to preinterleave 
At the receiver, the deinterleaver 14 receives and at the source the block of data to be encoded and trans- 
stores the interleaved data frames and interleaved check 5 mitted, while at the same time entering the interleaved 
symbols in two arrays of five registers in the same order information symbol frames for generation and interleav- 
they were transmitted so that when read out in se- ing of the check symbols. The interleaved symbol 
quence from the two arrays of five registers separately, frames of a 5 x 223 block would be transmitted with the 
the deinterleaved frames of data symbols are each fol- block of 5 x 32 interleaved check symbols. While refer- 
lowed by their deinterleaved check symbols for RS 10 ence has been made repeatedly in this discussion of 
outer code decoding. Thus, the Reed-Solomon outer FIG. 5 to a depth of 5 interleaving, it is evident that 
decoder 15 is able to process each frame of 223 symbols other interleaving depths may be provided, and that by 
in sequence with its corresponding check symbols. use of electronic switches, the depth of interleaving 
FIG. 5 illustrates an alternative arrangement in which may be programmable. 
the information of the data source are not interleaved, 15 Still another alternative is illustrated in FIG. 6 in 
and the five levels of the RS outer code encoder 10 are which an RS outer code encoder 10 processes data from 
operated in a noncirculating manner. As each frame of a source that, as in FIG. 5, is not preinterleaved, and 
223 symbols is processed and stored in an array 30 of output check symbols are generated in sequence, with 
five registers, the 32 check symbols are developed in the the check symbols stored in separate registers of the 
register  SO,^ through S31,l and then shifted into the next 20 interleaver 11 arranged in a column. Interleaving the 
register  SO,^ through S31.2, until all five registers are parity check symbols is then accomplished in the inter- 
loaded. They are then read out sequentially by column leaver 11 by reading the check symbols out from the 
to interleave the check symbols, but first the five frames registers in interleaved form, Le., column by column. 
of information symbols stored in the array 30 of five The sequential frames of the 223 information symbols 
registers A, B, , . . , E, is read out sequentially by col- 25 plus 32 interleaved check symbols are then encoded 
umn to interleave on the chip the information symbols, with the convolutional inner code for transmission over 
using multiplexing switch SW1 to store, multiplexing a channel. The convolutional inner code is decoded by 
switch SW2 to read out, and switch SW3 to read out the the Viterbi inner decoder 13, as before, to combat noise 
interleaved information frames first and then the inter- in the channel. To combat any bursts of errors treated in 
leaved check symbols. Multiplexing switches SW4 then 30 the Viterbi inner decoder, the 223 information symbols 
effect deinterleaving by simply inverting the process at (which are not interleaved are first interleaved in an 
the receiver in an array 31 of storage registers A', B', C', array 32 of registers organized in the same manner as 
D', and E', each having a capacity to store 223 symbols the array 30 of FIG. 5. Then the interleaved informa- 
of data and 32 check symbols. The 255 interleaved tion symbols are concatenated with the 32 interleaved 
symbols are stored in the same manner as read from the 35 parity check symbols at the input to the Reed-Solomon 
array of registers 30, thus inverting the interleaving outer code decoder 15 to detect and correct errors and 
effected in the transmitter to deinterleave the data and deletions. The corrected data out of the decoder 15 is 
check symbols. then deinterleaved in an array of registers 34 organized 
While multiplexing switches SWI, SW2 and SW3 are as the array 14 in FIG. 5. This alternative of the inven- 
shown to illustrate interleaving blocks of data symbols, 40 tion shown in FIG. 6 has the advantage of placing only 
it would be possible to simply provide five frame regis- the essential functions at the transmitter by transferring 
ters organized in the same way as in FIG. 3 for the the function of interleaving the frames of information 
check symbols, with the serial frame of 223 symbols symbols to the receiver. 
entering into the first (top) register in series, and trans- Although particular embodiments of the invention 
ferring down to the next register in parallel at the start 45 have been described and illustrated herein for high data 
of the next frame of 223 symbols until all five registers rate (high throughput) and/or VLSI implementation 
are filled by shifting down from the top. To then trans- for small space and weight, it is recognized that modifi- 
mit the frames in interleaved form, the symbols are read cations and variations may readily occur to those skilled 
out as described for the check symbols. These interleav- in the art. Consequently, it is intended that the claims be 
ing frame registers could then be programmed to the 50 interpreted to cover such modifications and variations. 
depth of desired interleaving as in the circuit of FIG. 3. We claim: 
A similar arrangement may be used to fill the deinter- 1. In a concatenated Reed-Solomon/convolutional 
leaver array of five registers by entering the symbol sets encoding system for transmitting data symbols from a 
of A;, B,, CI, DI and El in sequence and shifting them source with a Reed-Solomon outer code and a convolu- 
through in serpentine fashion until all five sets of 223 55 tional inner code, said data symbols being grouped in 
symbols have been distributed into the proper registers frames having a fixed number of said data symbols for 
consituting a block of symbols. The same would be Reed-Solomon outer code encoding, whereby a fixed 
done for the check symbols. Each block may then be number of parity check symbols are generated for each 
read out serially from the separate registers. Here again, frame, apparatus comprising 
the multiplexing switches SW4 and SW5 may by imple- 60 means for encoding each of a programmable number 
mented electronically as suggested by the organization of successive frames grouped in a block of data 
just described for interleaving at the transmitter. symbols with said Reed-Solomon outer code to 
To facilitate timing at both the transmitter and re- generate said number of parity check symbols for 
ceiver, ample time between blocks may be provided to each frame of a block, comprised of 
complete interleaving and deinterleaving, or two arrays 65 a bit serial Berlekamp multipler having parallel 
of registers may be provided at both the transmitter and storage for partial remainders in an array of reg- 
receiver so that one may start filling before the other isters SI for 1 S i S n  to develop parity check sym- 
has completed its function. bols AI, B;. . . , N; for l S i S n ,  where N is the 
13 
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programmable number of frames in a block, and said block, and wherein said means for matching each 
n is the number of check symbols generated for frame of symbols in a block of frames received by said 
each of said frames in a block, whereby said receiving means is comprised of means for deinterleav- 
array has a row of separate registers for develop- ing said parity check symbols and deinterleaving said 
h g  partid remainders into Parity check symbols 5 frames of information symbols in each block before 
for each of said Programmable mmber N of decoding said outer code in said Reed-Solomon de- 
successive frames in a block and storing said coder. 
fixed mmber of Parity check symbols in sePa- 3. Apparatus as defined in claim 1 wherein frames of 
rate registers for each of said frame, and a programmed number of frames of data symbols from 
sequence o f A 1 ~  BL . . . 9 N1; A2, B29 . - . ' N2; ' encoding with said Reed-Solomon outer code, further 
: An, Bn, . . ., Nn, comprising means for interleaving said frames of data, 
and means for combining the resulting interleaved data 
means for reading out check symbols in interleaved 10 said Source are not interleaved block by block prior to 
for programming the number Of frames 
grouped in a for encoding with said Reed- with interleaved parity check symbols for encoding 
to transmission 
through said channel, and means for &interleaving said 
Outer code by programmably said l5 with a convolutional inner code number Of registers to be active in 
storing parity check symbols, data symbols and said parity check symbols prior to means for encoding each of said frames and associ- 
ated interleaved parity check symbols of said block decoding said Reed-Solomon outer code following said with a convolutional inner code for transmission 2o means for receiving both data symbols and parity check 
symbols block by block and for decoding said convolu- through a channel, 
means for receiving said frames and associated inter- 'Ode Of said 
leaved parity check symbols of said block and for 
decoding said convolutional code of said block 
with a Viterbi maximum likelihood decoder, and 
means for matching each frame of symbols in a block 
of frames encoded with said Reed-Solomon outer 
code with said associated check symbols for Reed- 
Solomon outer code decoding. 
2. Apparatus as defined in claim 1 wherein said data 
symbols from a source grouped into a programmable 
number of frames in each successive block are preinter- 
leaved block by block, and said means for Reed-Solo- 
mon outer code encoding of each of a programmed 
number of successive frames grouped in a block gener- 
ates interleaved parity check symbols for said frames in 
4. Apparatus as defined in claim 1 wherein frames of 
a programmed number of frames of data symbols from 
25 said source are not interleaved block by block prior to 
encoding with said Reed-Solomon outer code, further 
comprising means for interleaving said data symbols of 
said frames from said source block by block following 
said means for receiving data symbols and check sym- 
30 bols of each block and decoding said convolutional 
code of each block, means for combining the resulting 
interleaved data with interleaved check symbols block 
by block for outer code decoding with a Reed-Solomon 
decoder, and means for deinterleaving the resulting 
35 decoded Reed-Solomon outer code. * * * * *  
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